0,0 → 1,284 |
****************************************************************************** |
MSP430 Linker PC v4.2.1 |
****************************************************************************** |
>> Linked Thu Jan 09 19:35:31 2014 |
|
OUTPUT FILE NAME: <MSP430_G2231.out> |
ENTRY POINT SYMBOL: "_c_int00" address: 0000f8b8 |
|
|
MEMORY CONFIGURATION |
|
name origin length used unused attr fill |
---------------------- -------- --------- -------- -------- ---- -------- |
SFR 00000000 00000010 00000000 00000010 RWIX |
PERIPHERALS_8BIT 00000010 000000f0 00000000 000000f0 RWIX |
PERIPHERALS_16BIT 00000100 00000100 00000000 00000100 RWIX |
RAM 00000200 00000080 00000032 0000004e RWIX |
INFOD 00001000 00000040 00000000 00000040 RWIX |
INFOC 00001040 00000040 00000000 00000040 RWIX |
INFOB 00001080 00000040 00000000 00000040 RWIX |
INFOA 000010c0 00000040 00000000 00000040 RWIX |
FLASH 0000f800 000007e0 00000104 000006dc RWIX |
INT00 0000ffe0 00000002 00000000 00000002 RWIX |
INT01 0000ffe2 00000002 00000000 00000002 RWIX |
INT02 0000ffe4 00000002 00000002 00000000 RWIX |
INT03 0000ffe6 00000002 00000002 00000000 RWIX |
INT04 0000ffe8 00000002 00000002 00000000 RWIX |
INT05 0000ffea 00000002 00000002 00000000 RWIX |
INT06 0000ffec 00000002 00000000 00000002 RWIX |
INT07 0000ffee 00000002 00000000 00000002 RWIX |
INT08 0000fff0 00000002 00000002 00000000 RWIX |
INT09 0000fff2 00000002 00000002 00000000 RWIX |
INT10 0000fff4 00000002 00000002 00000000 RWIX |
INT11 0000fff6 00000002 00000000 00000002 RWIX |
INT12 0000fff8 00000002 00000000 00000002 RWIX |
INT13 0000fffa 00000002 00000000 00000002 RWIX |
INT14 0000fffc 00000002 00000002 00000000 RWIX |
RESET 0000fffe 00000002 00000002 00000000 RWIX |
|
|
SECTION ALLOCATION MAP |
|
output attributes/ |
section page origin length input sections |
-------- ---- ---------- ---------- ---------------- |
.cinit 0 0000f800 00000000 UNINITIALIZED |
|
.init_array |
* 0 0000f800 00000000 UNINITIALIZED |
|
.stack 0 0000024c 00000032 UNINITIALIZED |
0000024c 00000002 rts430_eabi.lib : boot.obj (.stack) |
0000024e 00000030 --HOLE-- |
|
.text 0 0000f800 00000104 |
0000f800 0000005e rts430_eabi.lib : autoinit.obj (.text:_auto_init) |
0000f85e 0000005a main.obj (.text:main) |
0000f8b8 0000001a rts430_eabi.lib : boot.obj (.text:_c_int00_noexit) |
0000f8d2 00000014 main.obj (.text:USI_SPI_Vector) |
0000f8e6 00000010 rts430_eabi.lib : epilog.obj (.text) |
0000f8f6 00000006 : isr_trap.obj (.text:__TI_ISR_TRAP) |
0000f8fc 00000004 : pre_init.obj (.text:_system_pre_init) |
0000f900 00000004 : exit.obj (.text:abort) |
|
PORT1 0 0000ffe4 00000002 |
0000ffe4 00000002 rts430_eabi.lib : int02.obj (.int02) |
|
PORT2 0 0000ffe6 00000002 |
0000ffe6 00000002 rts430_eabi.lib : int03.obj (.int03) |
|
USI 0 0000ffe8 00000002 |
0000ffe8 00000002 main.obj (.int04) |
|
ADC10 0 0000ffea 00000002 |
0000ffea 00000002 rts430_eabi.lib : int05.obj (.int05) |
|
TIMERA1 0 0000fff0 00000002 |
0000fff0 00000002 rts430_eabi.lib : int08.obj (.int08) |
|
TIMERA0 0 0000fff2 00000002 |
0000fff2 00000002 rts430_eabi.lib : int09.obj (.int09) |
|
WDT 0 0000fff4 00000002 |
0000fff4 00000002 rts430_eabi.lib : int10.obj (.int10) |
|
NMI 0 0000fffc 00000002 |
0000fffc 00000002 rts430_eabi.lib : int14.obj (.int14) |
|
.reset 0 0000fffe 00000002 |
0000fffe 00000002 rts430_eabi.lib : boot.obj (.reset) |
|
|
GLOBAL SYMBOLS: SORTED ALPHABETICALLY BY Name |
|
address name |
-------- ---- |
0000004a ADC10AE0 |
000001b0 ADC10CTL0 |
000001b2 ADC10CTL1 |
00000048 ADC10DTC0 |
00000049 ADC10DTC1 |
000001b4 ADC10MEM |
000001bc ADC10SA |
00000057 BCSCTL1 |
00000058 BCSCTL2 |
00000053 BCSCTL3 |
0000f900 C$$EXIT |
000010ff CALBC1_1MHZ |
000010fe CALDCO_1MHZ |
00000056 DCOCTL |
00000128 FCTL1 |
0000012a FCTL2 |
0000012c FCTL3 |
00000000 IE1 |
00000002 IFG1 |
00000022 P1DIR |
00000025 P1IE |
00000024 P1IES |
00000023 P1IFG |
00000020 P1IN |
00000021 P1OUT |
00000027 P1REN |
00000026 P1SEL |
0000002a P2DIR |
0000002d P2IE |
0000002c P2IES |
0000002b P2IFG |
00000028 P2IN |
00000029 P2OUT |
0000002f P2REN |
0000002e P2SEL |
00000172 TACCR0 |
00000174 TACCR1 |
00000162 TACCTL0 |
00000164 TACCTL1 |
00000160 TACTL |
0000012e TAIV |
00000170 TAR |
0000007a USICCTL |
0000007a USICKCTL |
0000007b USICNT |
00000078 USICTL |
00000078 USICTL0 |
00000079 USICTL1 |
0000007c USISR |
0000007d USISRH |
0000007c USISRL |
0000f8d2 USI_SPI_Vector |
00000120 WDTCTL |
0000027e __STACK_END |
00000032 __STACK_SIZE |
UNDEFED __TI_CINIT_Base |
UNDEFED __TI_CINIT_Limit |
UNDEFED __TI_Handler_Table_Base |
UNDEFED __TI_Handler_Table_Limit |
UNDEFED __TI_INITARRAY_Base |
UNDEFED __TI_INITARRAY_Limit |
0000f8f6 __TI_ISR_TRAP |
00000001 __TI_args_main |
00000001 __TI_exit |
0000ffe4 __TI_int02 |
0000ffe6 __TI_int03 |
0000ffe8 __TI_int04 |
0000ffea __TI_int05 |
0000fff0 __TI_int08 |
0000fff2 __TI_int09 |
0000fff4 __TI_int10 |
0000fffc __TI_int14 |
ffffffff __binit__ |
ffffffff __c_args__ |
0000f8f2 __mspabi_func_epilog_1 |
0000f8f0 __mspabi_func_epilog_2 |
0000f8ee __mspabi_func_epilog_3 |
0000f8ec __mspabi_func_epilog_4 |
0000f8ea __mspabi_func_epilog_5 |
0000f8e8 __mspabi_func_epilog_6 |
0000f8e6 __mspabi_func_epilog_7 |
0000f800 _auto_init |
0000f8b8 _c_int00 |
0000f8b8 _c_int00_noexit |
0000fffe _reset_vector |
0000024c _stack |
0000f8fc _system_pre_init |
0000f900 abort |
ffffffff binit |
0000f85e main |
|
|
GLOBAL SYMBOLS: SORTED BY Symbol Address |
|
address name |
-------- ---- |
00000000 IE1 |
00000001 __TI_args_main |
00000001 __TI_exit |
00000002 IFG1 |
00000020 P1IN |
00000021 P1OUT |
00000022 P1DIR |
00000023 P1IFG |
00000024 P1IES |
00000025 P1IE |
00000026 P1SEL |
00000027 P1REN |
00000028 P2IN |
00000029 P2OUT |
0000002a P2DIR |
0000002b P2IFG |
0000002c P2IES |
0000002d P2IE |
0000002e P2SEL |
0000002f P2REN |
00000032 __STACK_SIZE |
00000048 ADC10DTC0 |
00000049 ADC10DTC1 |
0000004a ADC10AE0 |
00000053 BCSCTL3 |
00000056 DCOCTL |
00000057 BCSCTL1 |
00000058 BCSCTL2 |
00000078 USICTL |
00000078 USICTL0 |
00000079 USICTL1 |
0000007a USICCTL |
0000007a USICKCTL |
0000007b USICNT |
0000007c USISR |
0000007c USISRL |
0000007d USISRH |
00000120 WDTCTL |
00000128 FCTL1 |
0000012a FCTL2 |
0000012c FCTL3 |
0000012e TAIV |
00000160 TACTL |
00000162 TACCTL0 |
00000164 TACCTL1 |
00000170 TAR |
00000172 TACCR0 |
00000174 TACCR1 |
000001b0 ADC10CTL0 |
000001b2 ADC10CTL1 |
000001b4 ADC10MEM |
000001bc ADC10SA |
0000024c _stack |
0000027e __STACK_END |
000010fe CALDCO_1MHZ |
000010ff CALBC1_1MHZ |
0000f800 _auto_init |
0000f85e main |
0000f8b8 _c_int00 |
0000f8b8 _c_int00_noexit |
0000f8d2 USI_SPI_Vector |
0000f8e6 __mspabi_func_epilog_7 |
0000f8e8 __mspabi_func_epilog_6 |
0000f8ea __mspabi_func_epilog_5 |
0000f8ec __mspabi_func_epilog_4 |
0000f8ee __mspabi_func_epilog_3 |
0000f8f0 __mspabi_func_epilog_2 |
0000f8f2 __mspabi_func_epilog_1 |
0000f8f6 __TI_ISR_TRAP |
0000f8fc _system_pre_init |
0000f900 C$$EXIT |
0000f900 abort |
0000ffe4 __TI_int02 |
0000ffe6 __TI_int03 |
0000ffe8 __TI_int04 |
0000ffea __TI_int05 |
0000fff0 __TI_int08 |
0000fff2 __TI_int09 |
0000fff4 __TI_int10 |
0000fffc __TI_int14 |
0000fffe _reset_vector |
ffffffff __binit__ |
ffffffff __c_args__ |
ffffffff binit |
UNDEFED __TI_CINIT_Base |
UNDEFED __TI_CINIT_Limit |
UNDEFED __TI_Handler_Table_Base |
UNDEFED __TI_Handler_Table_Limit |
UNDEFED __TI_INITARRAY_Base |
UNDEFED __TI_INITARRAY_Limit |
|
[90 symbols] |